This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images, please do not report the images to the Image Problem Mailbox.

| | UNITED | States Paten | T AND TRADEMARK OFFICE | UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.usplo.gov | OR PATENTS |
|-----------|----------------------------|--------------|-------------------------|--|--|
| APPLICATI | ON NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
| 09/955, | 007 | 09/10/2001 | Viktor Andrew Tymchenko | 2207/353102 | 7863 |
| | 7590 | 06/29/2004 | | EXAM | INER |
| 001111 | C. Altmiller | | RECEIVED | VOELTZ, E | MANUEL T |
| | YON & KEN Connecticut A | | | ART UNIT | PAPER NUMBER |
| | ington, DC | | JUL 2 1 2004 | 2121 | ······································ |
| | | | Technology Center 2100 | DATE MAILED: 06/29/200 | 4 |

÷

١

Please find below and/or attached an Office communication concerning this application or proceeding.

ء: ا

, -

.

| | Application No. | Applicant(s) | | | | |
|---|---|---|--|--|--|--|
| | 09/955,007 | TYMCHENKO, VIKTOR ANDREW | | | | |
| Office Action Summary | Examiner | Art Unit | | | | |
| | Emanuel T. Voeltz | 2121 | | | | |
| The MAILING DATE of this communication Period for Reply | appears on the cover sheet with | h the correspondence address | | | | |
| A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a If NO period for reply specified above, the maximum statutory per Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b). | N. 1.136(a). In no event, however, may a reply within the statutory minimum of thirty iod will apply and will expire SIX (6) MONT atute, cause the application to become ABA | ply be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133). | | | | |
| Status | | | | | | |
| 1) Responsive to communication(s) filed on <u>1</u> | 0 September 2001. | | | | | |
| 2a) This action is FINAL . 2b)⊠ T | his action is non-final. | | | | | |
| 3) Since this application is in condition for allo | wance except for formal matte | ers, prosecution as to the merits is | | | | |
| closed in accordance with the practice unde | er Ex parte Quayle, 1935 C.D. | 11, 453 O.G. 213. | | | | |
| Disposition of Claims | | | | | | |
| 4) | ion. | | | | | |
| 4a) Of the above claim(s) is/are with | | | | | | |
| 5) Claim(s) is/are allowed. | | | | | | |
| 6) Claim(s) <u>1-30</u> is/are rejected. | | | | | | |
| 7) Claim(s) is/are objected to. | | | | | | |
| 8) Claim(s) are subject to restriction an | d/or election requirement. | | | | | |
| Application Papers | | | | | | |
| 9) The specification is objected to by the Exam | niner. | | | | | |
| 10) The drawing(s) filed on is/are: a) | accepted or b) Objected to b | by the Examiner. | | | | |
| Applicant may not request that any objection to | | | | | | |
| Replacement drawing sheet(s) including the cor | | | | | | |
| 11) The oath or declaration is objected to by the | e Examiner. Note the attached | Office Action or form PTO-152. | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | |
| 12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: | ign priority under 35 U.S.C. § | 119(a)-(d) or (f). | | | | |
| 1. Certified copies of the priority docum | ents have been received. | | | | | |
| 2. Certified copies of the priority docum | ents have been received in Ap | oplication No | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | | |
| application from the International Bu | | | | | | |
| * See the attached detailed Office action for a | list of the certified copies not r | eceived. | | | | |
| Attachment(s) | | | | | | |
| 1) X Notice of References Cited (PTO-892) | 4) 🗍 Interview Su | ummary (PTO-413) | | | | |
| 2) 🛄 Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s) | /Mail Date | | | | |
| Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ Paper No(s)/Mail Date | /08) 5) [] Notice of Inf 6) [_] Other: | formal Patent Application (PTO-152) | | | | |
| U.S. Patent and Trademark Office | · • | ······································ | | | | |



UNITED STATES PATENT AND TRADEMARK OFFICE

Examiner's Detailed Office Action

This action is in response to patent application number 09/955,007, filed January

22, 2002.

Claims 1-30 have been examined.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that

form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-13 and 15-30 are rejected under 35 U.S.C. 102(b) as being anticipated

by U.S. Patent 5,713,030, granted to Evoy.

Regarding claim 1,

A computer system comprising: a processor having an input (see Evoy, figure 3,

Processor Chip 102), and responsive to a signal at said input (see Evoy, figure 3, input to

Processor Chip 114a), reducing a power consumption of said processor (see Evoy, figure

3, Clock Generator 114); and a power reduction circuit coupled to said input of said

processor and providing a signal to said input of said processor in response to a failure

condition affecting said processor such that the power consumption of said processor is

periodically reduced (see Evoy, figure 3, Control Unit 110).

Regarding claim 2,

A computer system according to claim 1, wherein a first signal level of the signal at the input of the processor stops an internal clock of the processor.

Regarding claim 3,

A computer system according to claim 1, wherein said signal provided to said input of said processor in response to said failure condition comprises a periodic signal including at least a first signal level and a second signal level (see Evoy, figure 3, Clock Generator 114).

Regarding claim 4,

A computer system according to claim 1, further comprising a cooling fan directing air toward said processor, wherein said failure condition affecting said processor corresponds to a reduced performance of said cooling fan (see Evoy, figure 4, Fan 124).

Regarding claim 5,

A computer system according to claim 4, said power reduction circuit including a signal generator generating said periodic signal (see Evoy, figure 3, Control Unit 110 and Clock Generator 114).

Regarding claim 6,

A computer system according to claim 5, wherein said signal generator includes inputs corresponding to characteristics of said generated periodic signal (see Evoy, figure 3, Control Unit 110 and Clock Generator 114).

Regarding claim 7,

A computer system according to claim 5, wherein said signal generator includes an input corresponding to a duty cycle of said generated periodic signal and an input corresponding to a frequency or a period of said generated periodic signal (see Evoy, figure 3, Control Unit 110 and Clock Generator 114).

Regarding claim 8,

A computer system according to claim 1, wherein said power reduction circuit detects a temperature of said processor, wherein said failure condition affecting said processor is detected when said detected temperature of said processor is above a predetermined temperature (see Evoy, figure 3, Thermistor Circuit 116 and Comp. Circuit 118).

Regarding claim 9,

A computer system according to claim 1, wherein said power reduction circuit includes a sensor detecting a temperature of said processor, wherein said failure condition affecting said processor is detected when said sensed temperature of said processor is above a predetermined temperature (see Evoy, figure 3, Thermistor Circuit 116 and Comp. Circuit 118).

Regarding claim 10,

A computer system according to claim 9, wherein said sensor comprises a temperature sensor embedded in a heat sink attached to said processor (see Evoy, figure 4, Heat Sink 126).

Regarding claim 11,

A computer system according to claim 3, said power reduction circuit including a switch providing said periodic signal to said input in response to a presence of said

failure condition affecting said processor, said switch providing said second signal level to said input in response to an absence of said failure condition affecting said processor (see Evoy, figure 3, Control Unit 110 and Clock Generator 114).

Regarding claim 12,

A computer system according to claim 3, said power reduction circuit including a multiplexor providing said periodic signal to said input in response to a presence of said failure condition affecting said processor, said multiplexor providing said second signal level to said input in response to an absence of said failure condition affecting said processor (see Evoy, figure 3, Control Unit 110 and Clock Generator 114).

Regarding claim 13,

A computer system according to claim 1, wherein said failure condition affecting said processor is a thermal temperature condition corresponding to an overtemperature condition of said processor at or near said processor (see Evoy, figure 3, Thermistor Circuit 116 and Comp. Circuit 118).

Regarding claim 15,

An apparatus for reducing a power consumption of a processor, comprising: a signal generator generating a failure condition signal indicating a failure condition affecting said processor; and a power reduction circuit responsive to said failure condition signal and providing a periodic signal for periodically reducing a power consumption of said processor (see rejection to claim 1 above).

Regarding claim 16,

An apparatus according to claim 15, wherein said apparatus includes said processor, and said processor has a power consumption reduction input, wherein said

power reduction circuit provides said periodic signal to said power consumption reduction input of said processor in response to said failure condition signal (see rejection to claim 3 above).

Regarding claim 17

An apparatus according to claim 16, wherein an internal clock of the processor is stopped in response to the power consumption reduction input of the processor (see rejection to claim 2 above).

Regarding claim 18,

An apparatus according to claim 15, further comprising a cooling fan directing air toward said processor, wherein said failure condition affecting said processor corresponds to a reduced performance of said cooling fan (see rejection to claim 4 above).

Regarding claim 19,

An apparatus system according to claim 15, said power reduction circuit including a signal generator generating said periodic signal (see rejection to claim 5 above).

Regarding claim 20,

An apparatus according to claim 15, wherein said power reduction circuit includes a sensor detecting a temperature of said processor, wherein said failure condition affecting said processor is detected when said sensed temperature of said processor is above a predetermined temperature (see rejection to claim 8 above).

Regarding claim 21,

An apparatus according to claim 20, wherein said sensor comprises a temperature sensor embedded in a heat sink attached to said processor (see rejection to claim 10 above).

Regarding claim 22,

An apparatus according to claim 16, said power reduction circuit including a switch providing said periodic signal to said power condumption reduction input in response to a presence of said failure condition affecting said processor (see rejection to claim 11 above).

Regarding claim 23,

An apparatus according to claim 16, said power reduction circuit including a multiplexor providing said periodic signal to said power consumption reduction input in response to a presence of said failure condition affecting said processor (see rejection to claim 12 above).

Regarding claim 24,

An apparatus according to claim 15, wherein said failure condition affecting said processor is a thermal failure condition corresponding to an overtemperature condition of said processor at or near said processor (see rejection to claim 13 aboe).

Regarding claim 25,

A method of reducing a power consumption of a processor, comprising steps of: detecting a failure condition affecting said processor; and periodically reducing a power consumption of said processor in response to said step of detecting said failure condition (see rejection to claim 1 above).

Regarding claim 26,

A method according to claim 25, wherein said step of periodically reducing the power consumption of said processor comprises periodically stopping an internal clock of said processor (see rejection to claim 2 above).

Regarding claim 27,

A method according to claim 25, further comprising a step of measuring a temperature at or near said processor and providing said signal indicating a failure condition affecting said processor in response to said measured temperature (see rejection to claim 1 above).

Regarding claim 28,

A method according to claim 25, further comprising a step of providing said signal indicating a failure condition affecting said processor in response to a reduction in performance of a cooling fan (see rejection to claim 4 above).

Regarding claim 29,

A method according to claim 25, wherein said failure condition affecting said processor corresponds to an overtemperature condition of said processor at or near said processor (see rejection to claim 13 above).

Regarding claim 30,

A method according to claim 25, wherein said failure condition affecting said processor is a thermal failure condition affecting a temperature of said processor (see rejection to claim 1 above).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in Graham v. John Deere Co., 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Evoy in

view of U.S. Patent 6,141,762, granted to Nicol et al.

Regarding claim 14

A computer system according to claim 1, said computer system further

comprising: at least one additional processor each having an input (see Nicol et al., figure 2, Processing Elements 101-104), wherein a power consumption of each processor is reduced in response to a first signal level of the input of that processor and is not reduced in response to a second signal level of the input of that processor (see Evoy, figure 3, input to Processor Chip 114a); and at least one additional power reduction circuit, each said additional power reduction circuit respectively corresponding to each said at least one additional processor and providing a signal to said input of said corresponding processor (see Nicol et al., figure 2, Processing Elements 101-104), wherein said signal provided to said input of said corresponding processor comprises a periodic signal including at least the first signal level and the second signal level (see Evoy, figure 3, Clock Generator 114).

The patent to Evoy sets forth a thermal management device and method for a single computer processor as seen from claims 1-13 above. Evoy, however, fails to disclose the use of redundant processors. The patent to Nicol et al. teaches the use of multi-processor elements in a power reduction system using redundant processors. It would have been obvious to one of ordinary skill in the art to use the thermal management system of Evoy using redundant processors as taught by Nicol et al. because thermal management of redundant processor systems would be just as necessary as they are for single processor systems. Many applications in the computing environment are turning to the use of redundant processors.

Prior Art of Record

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The various patents are cited for showing the general state of the art in thermal management of processors.

Correspondence Information

Any inquiries concerning this communication or earlier communications from the

examiner should be directed to **Emanuel Todd Voeltz** who may be reached via telephone at

(703) 305-4563. The examiner can normally be reached Monday through Friday between the

hours of 8:00 a.m. and 5:00 p.m. eastern standard time.

If you need to send an Official facsimile transmission, please send it to (703)

872-9306. If you would like to send a Non-Official (draft) facsimile transmission the fax

is (703) 746-5104. If attempts to reach the examiner by telephone are unsuccessful, the

Examiner's Supervisor, Anthony Knight, may be reached at (703) 308-3179.

Any response to this office action should be mailed too: Director of Patents and

Trademarks Washington, D.C. 20231.

Moreover, hand-delivered responses should be delivered to the Receptionist, located

on the fourth floor of Crystal Park 11, 2121 Crystal Drive Arlington, Virginia.

Emanuel Todd Voeltz Primary Patent Examiner Art Unit 2121 United States Department of Commerce Patent & Trademark Office

PRIMARY EXAM

| Notice of References Cited | Application/Control No. 09/955,007 | Reexamination | Applicant(s)/Patent Under Reexamination TYMCHENKO, VIKTOR ANDREW | |
|----------------------------|---------------------------------------|---------------|--|--|
| Monoe of Melerchees Oned | Examiner | Art Unit | | |
| | Emanuel T. Voeltz | 2121 | Page 1 of 2 | |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Code MM-YYYY Name | | Classification |
|---|---|--|-------------------|------------------------|----------------|
| | Α | US-5,483,102 | 01-1996 | Neal et al. | 257/712 |
| | В | US-5,574,667 | 11-1996 | Dinh et al. | 700/300 |
| | с | US-5,612,677 | 03-1997 | Baudry, Jean-Jerome C. | 340/584 |
| | D | US-5,713,030 | 01-1998 | Evoy, David Ross | 713/322 |
| | E | US-5,805,403 | 09-1998 | Chemla, Guy | 361/103 |
| | F | US-5,835,885 | 11-1998 | Lin, Huo-Yuan | 702/99 |
| | G | US-5,940,786 | 08-1999 | Steeby, Jon | 702/132 |
| | н | US-6,014,611 | 01-2000 | Arai et al. | 702/132 |
| | I | US-6,141,762 | 10-2000 | Nicol et al. | 713/300 |
| | J | US-6,226,556 B1 | 05-2001 | Itkin et al. | 700/21 |
| | к | US-6,363,490 B1 | 03-2002 | Senyk, Borys S. | 713/300 |
| | L | US-6,393,374 B1 | 05-2002 | Rankin et al. | 702/132 |
| | м | US-6,415,388 B1 | 07-2002 | Browning et al. | 713/322 |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Date Country Code-Number-Kind Code MM-YYYY Country | | Name | Classification | | |
|---|--------------------|--|---------|--|----------------|---|--|
| | N JP358001202A 01- | | 01-1983 | Japan | Nagashima | - | |
| | 0 | | | | | | |
| | Р | | | | | | |
| | Q | | | | | | |
| | R | | | | | | |
| | S | | | ************************************** | | | |
| | Т | | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | |
| | v | |
| | w | |
| | x | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

| Notice of References Cited | Application/Control No. 09/955,007 | Applicant(s)/Patent Under Reexamination TYMCHENKO, VIKTOR ANDREW | |
|----------------------------|---------------------------------------|--|-------------|
| House of References Oned | Examiner | Art Unit | |
| | Emanuel T. Voeltz | 2121 | Page 2 of 2 |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|-------------------|----------------|
| | Α | US-6,470,238 B1 | 10-2002 | Nizar et al. | 700/299 |
| | в | US-6,470,289 B1 | 10-2002 | Peters et al. | 702/132 |
| | с | US-6,510,400 B1 | 01-2003 | Moriyama, Shuichi | 702/132 |
| | D | US- | | | |
| | Е | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | н | US- | | | |
| | ł | US- | | | |
| | J | US- | | | |
| | к | US- | | | |
| | Ł | US- | 1 | | |
| | м | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | Ν | | | | , | |
| | 0 | | | | | |
| | Р | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | т | | | | | - L |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | |
| | v | |
| | w | |
| | x | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

PAT-NO: JP358001202A

DOCUMENT-IDENTIFIER: JP 58001202 A

TITLE: CONTROLLER

PUBN-DATE: January 6, 1983

INVENTOR-INFORMATION: NAME NAGASHIMA, MASARU

ASSIGNEE-INFORMATION: NAME COUNTRY FUJI ELECTRIC CO LTD N/A

- APPL-NO: JP56098333
- APPL-DATE: June 26, 1981

INT-CL (IPC): G05B009/02

US-CL-CURRENT: 361/94

ABSTRACT:

PURPOSE: To reduce the power consumption more at power failure for a controller inporporated in a processor, by increasing the period of an interruption time at power failure and its waiting time.

CONSTITUTION: The system in provided with a power failure clock CL<SB>2</SB> and a clock switching circuit 9. When a power failure is detected with a power failure detecting circuit 5, a detection signal DE is given to a clock switching circuit 9, which switches the clock of a clock generating circuit 1 from CL<SB>1</SB> to CL<SB>2</SB>. The period of the clock CL<SB>2</SB> is taken longer than the period of the clock CL<SB>1</SB>, resulting that the WAIT state of a microprocessor is ketp longer, allowing to reduce the power consumption. Further, the signal DE is given to the microprocessor 2 via an I/O device 4, allowing the processor 2 to reduce the power consumption more with the power failure processing which has shorter processing time than the normal processing.

COPYRIGHT: (C)1983, JPO& Japio

(19) 日本国特許庁 (JP)

①特許出願公開

昭58—1202

¹⁰ 公開特許公報 (A)

 ③Int. Cl.3
 識別記号
 庁内整理番号
 ④公開
 昭和58年(1983)1月6日

 G 05 B
 9/02
 6846-5H
 〇田の数11

発明の数 1 審査請求 未請求

(全 3 頁)

| ③制御 | 聊装置 | | | | | | 川崎市川崎区田辺新田1番1号 |
|-----|-----|---|----------------|----|---|---|----------------|
| | | | | | | | 富士電機製造株式会社内 |
| ②特 | | 願 | 昭56—98333 | 创出 | 願 | 人 | 富士電機製造株式会社 |
| ⊘出 | | 願 | 昭56(1981)6月26日 | | | | 川崎市川崎区田辺新田1番1号 |
| ⑫発 | 明 | 者 | 長島優 | 例代 | 理 | 人 | 弁理士 並木昭夫 外1名 |

明細

1. 発明の名称

制等装置

2. 特許書求の範囲

平常時には所定周期の朝込信号によつて起動さ れ、所定の処理動作が終了すると特徴状態となり、 次の朝込信号で該特徴状態を解除して所定の処理 動作を行ない、修電時には平常時とは別の子僧電 源から電力の供給を受けて平常時と回様の手順に て動作を行なう処理装置を有してなる制御装置に おいて、前記朝込信号の時間周期を平常時と修電 時とに応じて初巻える手段を設け、停電時には数 手段によつて新込信号の時間周期を平常時よりも 長くすることにより、前記処理装置の特機時間を 長くするようにしたことを特徴とする制御装置。 3. 発明の酔額な説明

この発明は常時は交流電源によつて動作し、停 電時にはパッチリなどによつて動作するマイタロ プロセッサ等の処理装置を用いた創業装置、特に その創得装置における停電時の消費電力低減化方 式に関する。

一般にペッテリなどによつて停電補償を行なう 装置においては、補償時間とペッテリ容量などの 関係から、停電補償時の消費電力は極力少ないこ とが確まれる。

第1図は例えばマイクロブロセッサを用いた制 御政策の従来例を示すプロック図、第2図はその 動作を説明するための流れ図である。

第1図において、1はクロツク発生器、2はマ イクロプロセツサ、3はWAIT(存職)回路、 4は入出力装置(「/O)、5は伴電後出回路、 6は電源回路、7はパツテリ、8は切答回路であ る。

クロマク発生回路1から一定周期毎に発せられ るインタラブト(割込み)借号「Nによつてマイ クロブロセツサ2が起動されると(①)、マイク ロブロセツサ2はこのインタラブト信号「Nを受 け付けて以後の割込みを無効にする(②)。マイ クロブロセツサ2は所定のプログラムにもとづい て所定の処理を行ない(③)、WAIT命令を実

行すると(①)、データパスDB、アドレスパス AB,「/O(入出力装置)4を介してWAIT 金令信号▼TIが▼AIT回路3へ送られる。マ イクロプロセンサ2は該屈路3からのWAIT信 昔WTによつてWAIT状態になるとともに、次 のインタラブト信号INを受付け可能状態にして (③)、朝込み要求があるか否かを飼べ(④)、 新込み要求があれば③に戻つて上記と同様の動作 を練り返し、なければ次の要求があるまで存借す る。マイクロプロセツサ2がWAIT状菌にある 場合の消費電力は他の動作状態に比べて少なく、 したがつて上記の如くすることによつて消費電力 を低談することができる。ところで、このような 処理動作を行なうマイクロプロセッチ2は平常時 は交流電源回路をからの電力により動作している が、停電検出回路5にて停電が検出されると、電 課 6 を切着回路 8 によつてパッテリ 7 個に切替え、 馥 パツテリ 1 より電力を供給する。このため、マ イクロプロセツサ2は停電時にも上記と同様にし てプログラムを実行し、所定の処理を行なうこと

号を付して示している。

これらの図からも明らかなように、この発明は 第1,2回によつて説明した従来方式に停留時ク ロックCL。、クロック切替回路9を付加するとと もに、停留検出信号DBをI/O(入出力装置) 4を介してマイクロプロセッサ2で検出できるよ うにした、つまり停電か否かの判断機能(第4回 の流れ図①を参照)を持たせるようにしたもので ある。

すなわち、通覚(平常)時においては上述と同 様の動作が行なわれるが、作電が存電検出回路 5 によつて検出されると、酸検出信号 D B はクロッ ク 切等回路 9 に与えられるので、クロック 切等回 路 9 はクロック発生回路 1 のクロックを C L₁ から C L₁ に 切響える。ここで、通電時クロック C L₁ の 周期よりも停電時クロック C L₁ の周期を長くして おけば、それだけマイクロプロセッチの F A I T 状態が長くなり、したがつて情愛電力を伝統する ことができることになる。さらに、この停電検出 信号 D 当を I /O 装備 4 を介してマイクロプロセ

特保留58-1202(2)

ができる。しかし、この方式では通電時と停電時 の消費電力は同じであり、したがつて停電結債時 間を長くするためにはペッテリ容量を増す必要が ある。しかし、容量を増大することはスペースが 大きくなり、かつ充電回路が複雑になるという間 層がある。

したがつて、この発明の目的は、マイクロブロ セツサ等の処理接受を内蔵する制御装置の停電時 における情愛電力をより一層低減することにある。

上記の目的は、この発明によれば、定周期朝込 信号によつて動作し、停電時にはペッテリ補償に よつて駆動されてなる処理装置を内蔵した制御装 置の停電時における朝込時間周期を長くし、処理 装置の停欄時間を長くする、つまり低消費電力時 間を長くすることにより達成される。

以下、この発明の実施領を斟面を参照して説明 する。

第8回はこの発明の実施例を示すプロック図、 第4回は第3回の動作を説明する流れ図である。 なお、第1,2回と同じものについては同一の符

ッサ2に与えることにより、マイクロプロセッサ 2において運電時処理よりも処理時間が短かい停 電処理(第3図の①を参照)に切替えるようにす れば、消費電力をより一層低減することができる。 なお、その他の点については第1回または第2回 の戦明と同様であるので者略する。

以上のように、この発明によれば、停電時には パッテリ補償によつてマイクロプロセッサを動作 させ、所定の処理を行わせるようにした制御装置 において、より一層の低消費電力化を図ることが できるため、従来と同じ時間の停電補償をする場 合に、そのパッテリ容量を少なくできる。決賞す れば、パッテリ容量が同じであれば停電補償時間 を従来よりも長くすることができるものである。

停電時に処理装置を動作させる必要のある装置一 仮に達用可能である。

なお、この発明は上記と同様の構成、すなわち

4. 回面の営単な能明


第1回はマイクロプロセツサを用いた制御装置 の従来側を示すプロツク図、第2回は第1図の動 作を説明するための流れ堅、第3回はこの発明の 実施例を示すプロック図、第4回は第3回の動作 を説明するための流れ図である。


符号説明


1 …… クロック発生回路、2 …… マイタロプロセ ッサ、3 …… WAIT回路、4 …… I/O(入出 力装置)、5 …… 停電検出回路、6 …… 電源回路、 7 …… パッテリ、8 …… 切答回路、9 …… クロッ ク切答回路、IN …… インタラプト信号、WT … …WAIT(待機)信号、WT I …… WAIT命 令信号、DB …… データパス、AB …… アドレス パス、DB …… 停電検出信号、CL₁, CL₁ …… ク ロック信号


代殖人 弁理士 並木 昭 夫

代理人 弁理士 松 崎 情











04/30/2004, EAST Version: 1.4.1